Efficient Techniques for Low Power Leakage Current Based on Header/Footer Techniques in Nano-scale Circuits
نویسندگان
چکیده
In this paper we extensively analyze and evaluate the leakage current power dissipation based on the most popular Header/Footer approaches. Five different NanoScale SPICE parameters are used to evaluate each approach in this paper. An efficient approach based on Header/Footer technique to reduce the leakage current and increase the speed operation is proposed. Based on the new approach, it indicates that the SPICE parameters themselves decide rather than designer which approach it should employ (Header, Footer or Header & Footer), in order to achieve best low power reduction and high speed operation, comparison results between the proposed approach with other approaches are measured and analyzed. Keywords— Footer Approach, Header Approach, Leakage Current, Nanotechnology.
منابع مشابه
Leakage Reduction Using Power Gating Techniques in Sram Sense Amplifiers
Now-a-days leakage power is an important issue in microprocessor’s and hardware’s. In modern computer systems memory components covers 70 to 80 percent of total area of microprocessors that means memory contains more number of transistors. Generally leakage power dissipation proportional to the number of transistors. So the leakage power dissipation is more in the memories. In high performance ...
متن کاملA New Circuit Scheme for Wide Dynamic Circuits
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...
متن کاملDesign and Analysis of Low Power Generic Circuits in Nano Scale Technology
Power consumption of Very Large Scale Integrated (VLSI) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally dynamic (switching) power has dominated the total power consumption of VLSI circu...
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملGaleorstack- A Novel Leakage Reduction Technique for Low Power VLSI Design
Leakage power consumption plays a significant role in current CMOS technology. International Technology Roadmap for semiconductors reports that leakage power consumption dominates the total chip power consumption as technology advances to nano scale. Most of the battery operated applications such as cell phones, Laptops etc requires a longer battery life, which can be made possible by controlli...
متن کامل